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1. INTRODUCTION 
Over the past few years, multilevel inverters have gained significant research interest in high 
voltage and high-power applications due to their simple structure, modularity and transformer 
less circuit [1-4]. Basically, the function of multilevel inverter is to convert direct current (DC) 
input into alternating current (AC) output by providing a staircase of AC output waveform 
with low value of high frequency distortion [5-7]. Due to the limited supply voltage, the 
semiconductor power switches are connected to several low DC sources which are then 
configured into multilevel structures to achieve high power output [7-8]. With the aid of a 
digital controller, these power switches perform power conversion by synthesizing the 
multiple DC voltage sources into a high voltage stepped output waveform. Multilevel 
inverters are mostly employed in medium-to-high-voltage range in utility and drive 
applications namely high-power motor drive, power conditioning, renewable energy 
conversion and power distribution [7, 9-10]. The advantages of multilevel inverter over 
two-level inverter are enhanced output voltage quality, low switching losses, high voltage 
capability, reduced total harmonic distortion and reduced dv dt⁄  stresses on semiconductor 
switches which indirectly reduces electromagnetic compatibility (EMC) problems [5-7, 
10-12].  
Several topological structures of multilevel inverters have been employed by considering 
some important requirements such as low number of switching device, ability to endure high 
voltage signals and lower switching frequency for the switching devices [1]. The three major 
multilevel inverter topologies that have gained much research attention are diode clamped 
multilevel inverter [4, 13-14] , flying capacitor multilevel inverter [15-17] and cascaded 
H-bridge (CHB) multilevel inverter [3, 5, 8, 11, 18-19]. Among the three topologies, cascaded 
H-bridge multilevel inverter is the most preferred because of its simplicity, reliability, 
modularity, minimum number of required components and the best fault tolerance [5, 19]. The 
modular structure of the H-bridge inverter enables the inverter to be cascaded and stacked up 
for high power and voltage application. Additionally, the cascaded H-bridge inverter still can 
operate at low power levels despite failure generated from other cells [8, 19]. However, the 
drawback of CHB inverter is it requires separate DC source for each module. Therefore, to 
further increase the number of stepped voltage output levels in one DC source, researchers 
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had proposed a new H-bridge structure by adding a bidirectional switch to the existing single 
phase H-bridge cell. The bidirectional switch consists of power switches, diodes and 
capacitors. The extended new family of multilevel inverter is known as transistor-clamped 
H-bridge inverter (TCHB) [8, 11, 20]. The advantage of the new TCHB over the conventional 
CHB is reduction in the number of DC supply and power switches for similar number of 
stepped output voltage. For example, a single TCHB topology (five power switches) could 
generate five output levels instead of three output levels when compared with a single 
conventional CHB topology (four power switches) [3]. Thus, minimum number of cells is 
required to produce the same output quality which indirectly reduces power consumption of 
the circuit.     
The performance of power electronic converter depends on the switching strategies 
(modulation techniques), since it determines the efficiency of the inverter by reducing 
switching losses and minimizing the harmonic contents in output voltage and current. It is 
important to note that the harmonic contents of the AC stepped output waveform need to be 
reduced to prevent distortion in the power grid and to obtain maximum energy efficiency. The 
switching strategy can be divided into two main categories; high-frequency and 
low-frequency (fundamental frequency) switching strategies. For fundamental switching 
strategy, the power switches are switched at low fundamental frequency. This technique is 
desirable to minimize switching losses. Meanwhile, in high frequency switching, the 
harmonics are pushed into higher frequency range and will be filtered out by a filter circuit.  
The biggest challenge associated with the power switching strategy is to reduce or eliminate 
the lower order harmonic using a simple modulation technique [21]. Numerous modulation 
techniques have been proposed and published by researchers to provide better performance 
for different applications. The three most common switching schemes are multilevel 
sinusoidal pulse width modulation (MSPWM), space vector modulation (SVM) and selective 
harmonic elimination (SHE). Among the three modulation technique, the SHE technique was 
found to be feasible for a multilevel inverter circuit since it allows low switching frequency, 
efficient DC source utilization and direct control over low harmonic orders without any filter 
circuit [11, 21-23]. In SHE technique, the switching angles of power switches are 
pre-calculated and pre-defined to eliminate or reduce low harmonic orders (3rd, 5th, 7th, 9th, 
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11th, 13th, 17th) that are near to the fundamental frequency. A set of transcendental equation 
has to be solved to selectively eliminate specific harmonic orders. The examples of algorithm 
used to solve the transcendental equations are Newton-Raphson, genetic algorithm (GA), 
particle swarm optimization (PSO) and evolutionary programming (EP) [11, 23]. 
Digital controllers such as microprocessor, digital signal processor (DSP), field programmable 
gate array (FPGA) and application specific integrated circuit (ASIC) are widely used in 
modern power converters applications[1-3, 5-6, 8-9, 11-12, 23-27]. Although the 
microprocessor and DSP have reached maturity and are widely used in power converter 
applications, the major problems faced by these controllers are limitation in sampling rate, 
low processing speed for complex computation, require huge revision for software 
portability/re-usability and limited number of I/O pins for large number of controlling signals 
[1, 12, 25, 27-28]. The software-based solutions of microprocessor and DSP execute the given 
tasks sequentially which consequently limit the processing speed, especially for complex 
computation algorithm. Additionally, limited number of processing units in the processor 
prevents concurrent execution of the given tasks [2, 11]. The specific programming codes for 
microprocessor or DSP are restricted to one particular device. Therefore, any changes to a 
new digital processor, demand a huge revision in the programming codes which indirectly 
increases the design phase duration and cost. In contrast, the digital hardware-based FPGA 
provides effective alternative solutions than its counterparts such as reconfigurable and 
reprogramming, parallel hardware execution, higher processing speed for complex 
computation algorithm, effortless software portability/re-usability and large number of I/O 
pins [1, 12, 25, 28-29]. The reconfigurable and reprogramming capability of the FPGA 
shorten the design phase duration and enables rapid prototyping. The usage of hardware 
description language (HDL), which has generic syntax features, allows the design to be 
independent from any particular device family. The hardware parallelism nature of the FPGA 
provides significance improvement on the processing speed for complex computation 
algorithm compared to the software-based solutions of the microprocessor and DSP [30]. The 
higher number of I/O pins in the FPGA device is able to satisfy the demand of increasing I/O 
controlling signals for the multilevel inverter application. Therefore, the implementation of 
switching controller in FPGA device for multilevel inverter application provides an attractive 
E. Noorsal et al.             J Fundam Appl Sci. 2017, 9(6S), 684-709             688 
 
solution for efficient hardware design and rapid prototyping.  
Motivated by the advantages provided by the FPGA chip, a switching controller designed 
using an Altera’s Cyclone IV FPGA is proposed. It is to note that the current research work is 
an improvement from the previous work [23], which used microcontroller (PIC16F877A) to 
implement the switching controller design. Details of design and development of the 
switching controller using the FPGA chip for multilevel inverter application are presented in 
this paper.  
This paper is organized as follows. Section 2 provides system overview of the multilevel 
inverter and the internal architecture of the 5-level TCHB inverter. Section 3 explains the 
design methodology and implementation of the multilevel inverter and the switching 
controller using FPGA. The flow of the overall design methodology, the offline pre-calculated 
SHE switching technique, the internal design architecture, the design implementation and test 
measurement setup of the switching controller are explained in detail in section 3. Then, 
section 4 discusses the simulation results, the measurement results, the area consumption and 
the execution speed of the switching controller implemented in FPGA. Additionally, the 
performance of the execution speed and total harmonic distortion (THD) of the switching 
controller implemented in the FPGA was compared with the microcontroller (PIC16F877A) 
from the previous design work [23]. 
 
2. METHODOLOGY 
2.1. System Overview of Multilevel Inverter 
The overall system overview of a multilevel level inverter as depicted in Fig. 1, mainly 
consists of a switching controller and 5 level transistor-clamped H-bridge (TCHB) inverter. 
The switching controller was designed and implemented using Altera’s Cyclone IV FPGA 
chip on the DE2-115 board. The 5-level TCHB inverter was developed using five solid state 
insulated-gate bipolar transistor (IGBT) switches. 
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Fig.1. System 
Selective harmonic elimination (SHE) technique was adopted to efficiently control the 
switching angles at each power switch in the 5
were pre-calculated offline using particle swarm optimization (PSO) in MATLAB software. 
The obtained switching angles (
switching times and were then hardcoded into the 
FPGA chip) to generate output control signals (Q
used to control the power switches in the 5
methodology and implementation of the 
next following sections. 
The 5-level TCHB inverter was constructed using five IGB
The supply voltage of this multilevel inverter was 12 VDC. To turn on the IGBT switches, the 
output signals from the switching controller 
drivers HCPL-0302. The basic operation of
pattern of the IGBT switches to generate a full cycle of AC stepped output waveform. Table 1 
lists the required switching patterns to produce the stepped sine wave output waveform of 50 
Hz for the 5-level TCHB multilevel inverter.
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2.2. Design Methodology and Implementation of Switching Controller
This section discusses the design methodology and implementation of the 
using the FPGA chip. Initially, the overall design flow and the conversion of pre
switching angles into switching times are briefly explained and illust
design architecture and the design implementation of the digital 
FPGA chip will be thoroughly explained in detail. 
2.3.Design Flow Methodology 
The overall design methodology for the implementation 
inverter application is illustrated in Fig.
optimized switching angles for the 5
pre-calculated offline using the SHE technique with
Detailed information on the SHE technique with PSO algorithm can be referred here [22]. 
Thereafter, the obtained switching angles were converted into switching times and the step 
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2. 5-level TCHB inverter [23] 
-level TCHB multilevel inverter (OFF =1, ON = 0) 
Q3 Q2 Q1 Vout 
0 0 1 +Vdc 
0 0 0 +1/2Vdc 
0 0 0 0 
0 1 0 -1/2Vdc 
1 1 0 -Vdc 
 
switching controller 
rated. Thereafter, the 
switching controller 
 
of switching controller 
 3. The design process starts with finding the 
-level TCHB inverter. The switching angles were 







E. Noorsal et al.             J Fundam Appl Sci. 2017, 9(6S), 684-709             691 
 
time durations were pre-calculated before they were hardcoded into the FPGA chip. The 
pre-calculated step time durations were used as references by the switching controller design 
to produce output signals according to the switching patterns as listed in Table 1. During the 
design phase of switching controller, functional simulations were conducted to ensure that the 
controlling output signals (Q1-Q5) produced accurate step time durations as had been 
pre-calculated according the optimized switching angles. Once the design completed and 
complied with the timing requirements, the design was downloaded into Altera’s Cyclone IV 
FPGA chip on the DE2-115 board. The output signals from the FPGA board were connected 
to the 5-level TCHB inverter for hardware measurement. Finally, the hardware test 
measurement setup was conducted to measure the stepped output waveform.  
 
Fig.3. Design flow methodology 
2.4. Switching Time Conversion and Step Time Calculation 
The optimized switching angles (1 and 2) obtained from the PSO [32-35] algorithm was 
first converted into switching times (T1 and T2). The equation for the switching time 
conversion is given in Equation (1). The switching angle () is first divided with 180° and 
then multiplied with 10ms, which is the duration of half-period cycle for a 50Hz sine wave 
signal. The optimized switching angles (1 and 2) and the converted switching times (T1 and 
T2) are listed in Table 2. 
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Table 2. Switching times conversion from optimized switching angles [23] 
Optimized Switching Angles ()  Switching Times, (µs) 
1 =14.89  T1 = 827 
2 =34.71  T2 = 1928 
Fig. 4 illustrates the locations of the switching times (T1 and T2) for the corresponding 
switching angles (1 and 2) with respect to the full cycle of stepped sine wave output 
waveform. It is important to note that the 5-level stepped output waveform is a symmetrical 
sine wave which consists of positive and negative cycles as illustrated in Fig. 5. Therefore, the 
step time durations (t1- t4) are similar for both positive and negative cycles. The only 
difference is the direction of voltage or current (positive or negative cycle). Detail 
calculations for all step time durations with their corresponding stepped output levels are 
listed in Table 3.   
 
Fig.4. Location of switching times (T1 and T2) in the stepped sine wave output waveform 
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Table 3. Calculation of Time step duration 
Level Step Time, (t) Calculation Time, (µs) 
0 t1 2T1 1654 
±1/2VDC t2 T2-T1 1101 
± VDC t3 10 -2(T2) 6144 
±1/2VDC t4 T2-T1 1101 
As can be observed in Table 3, the step time duration of t1 is twice of the converted switching 
time T1. As illustrated in Fig. 5, half of the step time t1 duration covers the positive cycle and 
the other half covers the negative cycle. For step time t2, the duration is the difference 
between the converted switching times (T2 - T1). Similar step time duration of t2 is repeated 
for both stepped levels (±1/2VDC). The step time duration for t3 is obtained by subtracting the 
half-period cycle of 50Hz signal (10ms) with twice of the converted switching time (T2). 
Similar step time duration of t3is repeated for both stepped levels (±VDC). Lastly, the step time 
duration of t4 is similar with t2, thus the same formula is applied. The calculated step times are 
used as reference values by the switching controller to control the switching pattern duration 
of the IGBT switches. 
2.5. Switching Controller Design Architecture and Protocol 
The switching controller was designed using HDL Verilog and implemented in Altera’s 
Cyclone IV FPGA chip on the DE2-115 board. The internal architecture of the switching 
controller is depicted in Fig. 6. The design architecture of the switching controller mainly 
consists of a clock divider, a counter and a Finite State Machine (FSM). The function of the 
clock divider is to provide a 1MHz clock frequency to the counter and FSM modules.  
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Fig.6. The internal architecture of switching controller implemented on Altera FPGA DE2-115 
board 
The available 50MHz system clock from the FPGA DE2-115 board is first divided and down 
converted into a low frequency of 1MHz clock by the clock divider module. The generated 
1MHz clock (clk_1MHz) is used by the counter and FSM modules to execute the controlling 
operation. The clk_1MHz clock is used by the counter module for the count up process with a 
time resolution of 1µs. Upon power on reset, the counter module starts to count up 
continuously and provide a 16-bit counted output value (T) to the FSM module. The function 
of the FSM module is to control the step time durations (t1- t4) for a full cycle stepped output 
waveform generation. The 16-bit counted value (T) is used by the FSM module to compare 
with the referenced step time durations (t1- t4) as listed in Table 3. Once the counted value 
reaches the referenced step time duration, the FSM will send an internal reset signal 
(“reset_cnt”) to the counter module to reset the counted value to “0”. The FSM module 
provides 5 output signals (Q1-Q5), which are connected to the five IGBT switches.  
The stepped waveform protocol of FSM module is depicted in Fig. 7. In this design, only four 
states (S0-S3) are required to generate a complete cycle of stepped sine wave output 
waveform. Therefore, only 2 bits are required to generate the four states. As illustrated in Fig. 
6, the FSM uses the 16-bit counted value (T) to compare with the referenced step time 
durations (t1- t4) to control the movement of states. 
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Fig.7. Finite state diagram of the FSM module 
At each state, the FSM produces 5-bit QOUT, signals which represent the output signals of Q1, 
Q2, Q3, Q4 and Q5. After the system is power on reset, the FSM enters state S0 and remains in 
that state for a step time duration of “T= t1(1654 µs)”. When the counted value T is above t1, 
the FSM moves to the next state S1 and activates “reset_cnt” signal. The “reset_cnt” will reset 
the counted value (T) in the Counter module and will repeat the count up process again. The 
FSM will remain in state S1 until the 16-b counted value T reaches step time duration of t2 
(1101 µs). Then, the FSM moves to state S2. The process of comparing the 16-b counted 
value T with dedicated step time duration (t1- t4) at each state is repeated until state S3 as 
depicted in Fig. 7. Thus, a complete switching pattern (Q1-Q5) for positive stepped cycle will 
be generated. For negative stepped cycle, at state S3, the FSM will activate an internal 
polarity signal before it repeats similar consecutive states again (S0-S3). 
This polarity signal is used as a reference signal by each state to produce the respective 
switching patterns or logic values (QOUT) accordingly. The repetition of similar consecutive 
state movements (S0-S3) in the FSM module resulted in continuous generation of positive 
and negative switching patterns at the output signals (QOUT). Thus, a continuous stepped 
sinusoidal waveform will be generated at the output of 5-level TCHB inverter. Table 4 
tabulates the details of state movements with their respective switching output patterns (QOUT) 
in the FSM module. Different switching patterns are produced for positive and negative 
cycles.   
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Table 4. Finite state table of the FSM module. Cycle notation (positive = 0, negative =1) 
Present State Input(Counter, T) Next State Cycle Output(Qout = Q5-Q1) 
 
S0 
> t1 S1 
0 11000 
1 10010 





> t2 S2 
0 01001 
1 00110 





> t3 S3 
0 11000 
1 10010 





> t4 S0 
0 00000 
1 00000 
≤ t4 S3 
0 11000 
1 10010 
2.6. Switching Controller Design Implementation and Test Measurement Setup 
The digital design flow of the switching controller implemented in Altera FPGA DE2-115 
board is illustrated in Fig. 8. The design specification and functionality of the switching 
controller was first described in HDL Verilog code in the design entry of Altera Quartus II 
software. Once the design was completed, it was synthesized into a circuit that consists of 
logic elements (LEs) provided by the Altera’s FPGA chip. Thereafter, a testbench, written in 
HDL Verilog code was used to test the switching controller functionality. The testbench 
provided relevant input signals to the device under test (DUT), which was the switching 
controller. During the functional simulation, Altera ModelSim simulator was used to observe 
the simulated output waveform and other the internal signals of the design. 
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Fig.8. Digital design flow of 
If the functionality of the switching controller 
code would be modified in the design entry 
the design passed the functional simulation, a f
fitting process, the LEs from the netlist were placed and routed to the actual FPGA chip. Then 
the timing analysis and post route simulations were conducted to verify that the design 
complied with the timing and functional requirements. Finally, after the d
timing and functional requirements, the design was implemented into the physical FPGA chip 
by programming and configuring the LEs switches with the required wiring connections. 
After the implementation of digital hardware 
measurement setup was constructed as depicted in Fig.
switching controller FPGA board were connected with the IGBT power switches in the 
5-level TCHB inverter circuit. The stepped sine wa
oscilloscope. The actual test meas
used in the 5-level TCHB inverter circuit is listed in Table 5.
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3. RESULTS AND DISCUSSION
This section discusses the simulation results, the measured results of control output 
from the FPGA board, the stepped output waveform from the 5
of the output waveform and the execution speed comparison between FPGA an
controller. 
3.1. Simulation Results 
Fig. 11(a) depicts the overall switching con
cycles. In this simulation results, the output signals (Q
17, 9(6S), 684-709             
 
-level TCHB multilevel inverter
-level TCHB multilevel inverter
-level TCHB inverter circuit 
 Component Code Quantity
 IKP1ON60T, VCE(sat) = 1.5V 5 
 100 µF, 100V 2 
 DSEI 12-0.6A 4 
R = 10 Ω, 0.001 µF,1000V 5 
HCPL-3020, Optocoupler 5 
 
-level TCHB inverter, the THD 
troller output signals for positive and negative 
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indicate the switching pattern and duration for each cycle. The 2-bit states (S0-S3) activate 
certain output signals (Q5-Q1) to realize the stepped output waveform generation. As can be 
seen in Fig. 11(a), initially, output signals Q4, Q1 and Q5 are activated by FSM states (S0-S3) 
at certain timing duration for the positive cycle of stepped waveform. Thereafter, output 
signals Q2, Q3 and Q5 are activated at certain timing duration for the negative cycle of stepped 
waveform. These positive and negative switching patterns are repeatedly generated to produce 
a continuous stepped sine wave output waveform. 
The zoom view into marked area A is depicted in Fig. 11(b). In this simulation result, we can 
observe that each state has certain timing duration which directly controls the output signals 
(Q5-Q1) duration. The simulated step time duration for each state is observed to comply with 
the pre-calculated step time durations (t1- t4) as listed in Table 3. The output signals (Q5-Q1) 
are activated at certain timing duration to generate the 5-level stepped output waveform. The 
simulation results validate the functionality of the designed switching controller according to 
the design requirements. 
 
(a) Output signal QOUT (Q5-Q1) patterns from the switching controller 
 
(b) Zoom view into marked area A. Step time durations (t1– t4) generated from each state 
(S0-S3) 
Fig.11. Simulation results of switching controller using Altera ModelSim simulator 
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3.2. Measurement Results 
Fig. 12 depicts the output signals (Q5-Q1) measured from the switching controller 
implemented in the FPGA DE2-115 board. These output signals are arranged according to 
their cycle’s activation. Output signals Q4, Q1and Q5 are activated for the positive stepped 
cycle while output signals Q2, Q3 and Q5 are activated for the negative stepped cycle. The 
switching patterns of output signals from the measurement results are observed to be similar 
to that of the simulation results. 
Fig. 13(a) depicts the measured stepped sine wave output waveform from the 5-level TCHB 
output load (VOUT), as indicated in Fig. 2. The stepped sine wave output waveform with 
frequency 50Hz and 12VPP is continuously generated from the 5-level TCHB output load 
(VOUT). The positive and negative half-cycle of stepped output waveforms are depicted in Fig. 
13(b) respectively. Five levels of stepped output waveform are generated accordingly (+VDC, 
+1/2 VDC, 0, -1/2VDC, +VDC). The measured time step durations (t1-t4) for the stepped output 
waveform are according to the pre-calculated value listed in Table 3. 
 
Fig.12. Measured output control signals from the FPGA switching controller 
 
(a) Continuous stepped sine wave output voltage (VOUT) waveform 
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(b) Positive and negative half-cycle of stepped output waveform 
Fig.13. Measured stepped output voltage waveform from 5-level TCHB inverter 
 
Fig.14. Measured stepped output waveform and THD from FPGA (Altera Cyclone IV) using 
power quality analyzer 
Fig.15. Measured stepped output waveform and THD from microcontroller (PIC16F877A) 
using power quality analyzer  
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Therefore, the simulation and measurement results validate the design functionality of the 
switching controller implemented in the FPGA DE2-115 board.  
The stepped output waveforms were also measured using power quality analyzer (Fluke 435) 
instrument for total harmonic distortion (THD) measurement. Fig. 14 depicts the 
measurement results of the stepped output waveform with a voltage THD value of 18.6% for 
the switching controller implemented in Altera’s FPGA chip. For comparison purposes, the 
previous measurement results of the switching controller implemented in microcontroller 
(PIC16F877A) are also shown here as depicted in Fig. 15. The voltage THD value of the 
switching controller implemented in microcontroller was 20.6%. From the shown THD results, 
it is observed that the voltage THD reading of the switching controller implemented in FPGA 
shows slight improvement than the microcontroller (PIC16F877A). 
3.3. FPGA Implementation Result 
This section discusses the FPGA utilization and the execution speed of the designed switching 
controller. Table 6 lists the FPGA chip utilization. The total number of logic elements (LEs) 
and combinational function used in the design was 96, the total number of register was 54 and 
the total pin was 7. From the obtained results, the overall utilization of the FPGA chip was 
less than 1% which is equivalent to 96 out of 114,480 LEs.      
Table 6. FPGA (Altera Cyclone IV) utilization 
Item Utilization 
Total logic elements 96/114,480 (< 1%) 
Total Combinational Function 96/114,480 (< 1%) 
Total register 54/114,480 (< 1%) 
Total Pin 7/529 (1%) 
From the timing analyzer in Quartus II software, the maximum clock speed for this design 
was 136.52MHz. Therefore, to calculate the execution speed of the designed switching 
controller in producing the stepped sinusoidal waveform is by considering the number of 
states that the FSM has to repeat. In this design, the 4 states (S0-S3) need to be repeated twice 
to produce a single stepped sinusoidal waveform. Thus, 8 states are required to produce a 
single stepped sinusoidal waveform. The execution speed for this design in FPGA chip can be 
calculated as shown in Equation (2). 
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8 states x 1/136.52MHz =  0.0586μs (2) 
The execution speed from this FPGA is further compared with microcontroller PIC16F877A 
which was used from previous research work by [22]. The execution speed for a 
microcontroller depends on the number machine cycles and the oscillator frequency used. The 
number of machine cycles can be obtained by calculating the total number of instructions or 
machine codes required in the design. Then, the total number of machine cycles is multiplied 
with the machine clock period. Therefore, for the previous switching controller design, the 
high-level of C language code was first converted into machine codes and machine cycles. It 
is to note that each machine code may require a few machine cycles to complete the task. 
Table 7 lists the detail information of the microcontroller (PIC16F877A) clock frequency 
(FOSC) and the total number of machine cycles required from the previous design.  
Table 7. PIC16F877A clock frequency and total number of machine cycles  
Item  
PIC16F877A Clock Frequency (FOSC) 4MHz 
Total number of machine cycle 238 cycles 
The period of a machine cycle is calculated by taking the reciprocal of clock frequency (Fosc) 
divided by four as indicated in Equation (3). 
Period of a machine cycle =  1 ⁄ ((F ) ⁄ 4))    (3) 
The total execution time can be calculated by multiplying the total number of machine cycles 
(mch.cycles) with the period of each machine cycle as shown in Equation (4) 
Execution time =  No. of mch. cycles ×  Period of a  mch. cycle (4) 
By referring to information of clock frequency (Fosc) in Table 7 and equation (3), the period 
for a machine cycle (mch.cycle) is 1µs as indicated in Equation (5).  
Period of the mch. cycle = 1 ⁄ ((4MHz) ⁄ 4) = 1μs  (5) 
Hence, the total execution time for the Switching Controller implemented in microcontroller 
(PIC16F877A) is 238µs as calculated in Equation (6). 
Execution time =  238 cycles x 1μs =  238μs(6) 
 
The execution times of the Switching Controller implemented in FPGA (Altera Cyclone VI) 
and microcontroller (PIC16F877A) are tabulated in Table 8. From the results, it is obviously 
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seen that the Switching Controller implemented in FPGA has a significantly low execution 
time compared to microcontroller (PIC16F877A). Thus, the execution speed of the Switching 
Controller implemented in FPGA is 99.9% faster compared to the microcontroller 
(PIC16F877A). 
Table 8. Execution speeds of switching controller implemented in FPGA and microcontroller 
Switching Controller Execution Time (s) 
FPGA (Altera Cyclone IV) 0.0586µs 
Microcontroller (PIC16F877A) 238µs 
 
4. CONCLUSION 
The design and development of a switching controller using Altera’s Cyclone IV FPGA chip 
for the 5-level TCHB multilevel inverter has been thoroughly expounded. The switching 
controller was designed to synthesize AC signal from DC source by controlling the switching 
pattern of the 5-level TCHB inverter. Detailed internal design architecture, switching pattern 
protocol and design implementation flow have also been illustrated and elucidated. The 
utilization of logic elements (LEs) in the FPGA chip was found to be less than 1%, in which 
only 96 out of 114,480 LEs were used by the designed switching controller. In addition the 
execution speed of the designed switching controller using the FPGA chip was found to be 
99.9% faster than the microcontroller (PIC16F877A) [41-42]. Thus, the switching controller 
designed in FPGA chip was found to be far more superior to the microcontroller [39-40]. 
Additionally, the FPGA chip provides a promising solution for the multilevel inverter 
application that requires a complex switching algorithm embedded into the controller and for 
the application that requires a large number of controlling signals as the number of power 
[36-38] switches increases. The shown simulation and measurement results for the control 
output signals, the stepped sine wave output waveform, the THD reading of 18.6% validate 
the switching controller design functionality and requirement. 
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